

Welcome United States Patent and Trademark Office

	RELEASE 2.1						
Search Result	ts			BROWSE	SEARCH	IEEE XPLORE GUIDE	
Your search m	(phase and pll and design and sin atched 6 of 1203811 documents. f 100 results are displayed, 25 to a p						⊠ e-mail
» Search Optic	ons .						
View Session	History	Modif	y Sea	ırch			
New Search	The state of the s	(((pha	se an	d pll and design and simulation and	I measure) <in>metadata)</in>	<and> (pyr: >>></and>	
New Scarcin			Checi	to search only within this result	ts set		
» Key		Displa	ıy Fo	rmat: © Citation	C Citation & Abstra	ct	
IEEE JNL	IEEE Journal or Magazine						
IEE JNL	IEE Journal or Magazine	Select	A	rticle Information			
IEEE CNF	IEEE Conference Proceeding	_					
IEE CNF	IEE Conference Proceeding		1.	Noise analysis of phase-lock Mehrotra, A.;	ed loops		
IEEE STD	IEEE Standard		0	Computer Aided Design, 2000. 5-9 Nov. 2000 Page(s):277 - 28 Digital Object Identifier 10.1109	32	CM International Conference or	1
				AbstractPlus Full Text: PDF(6			
			2.	A simple method for relating McNeill, J.A.; Mixed-Signal Design, 2001. SS 25-27 Feb. 2001 Page(s):7 - 12 Digital Object Identifier 10.1108	SMSD. 2001 Southwest	Symposium on	or performanc
				AbstractPlus Full Text: PDF(3	60 KB) IEEE CNF	·	
			3.	A dynamically phase adjusting Yasuda, T.; Fujita, H.; Onodera Design Automation Conference 30 Jan2 Feb. 2001 Page(s):2' Digital Object Identifier 10.1108	a, H.; e, 2001. Proceedings of 75 - 280	the ASP-DAC 2001. Asia and	South Pacific
				AbstractPlus Full Text: PDF(4	84 KB) IEEE CNF		
			4.	Substrate coupling analysis a Welch, R.J.; Yang, A.T.; Circuits and Systems, 1998. IS Volume 6, 31 May-3 June 199	CAS '98. Proceedings of 8 Page(s):94 - 97 vol.6		
				Digital Object Identifier 10.1109			
				AbstractPlus Full Text: PDF(4	32 KB) IEEE CNF		
			5.	Differential CMOS circuits for Djahanshahi, H.; Salama, C.A. Solid-State Circuits, IEEE Journ Volume 35, Issue 6, June 200 Digital Object Identifier 10.1108	T.; nal of l0 Page(s):847 - 855	ock and data recovery applic	ations
				AbstractPlus References Ful	Text: <u>PDF(</u> 592 KB)	IEEE JNL	
	7		6.	Analog and mixed-signal ben Kaminska Β · Δrabi Κ · Reli I			4.

Test Conference, 1997. Proceedings., International 1-6 Nov. 1997 Page(s):183 - 190 Digital Object Identifier 10.1109/TEST.1997.639612 AbstractPlus | Full Text: PDE(644 KB) | IEEE CNF

Indexed by



Welcome United States Patent and Trademark Office

☐ Search Results **BROWSE SEARCH** IEEE XPLORE GUIDE Results for "(((phase and pll and chip and spice and jitter)<in>metadata)) <and> (pyr >= 1990 <..." ☑ e-mail Your search matched 1 of 1203811 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » Search Options View Session History **Modify Search** (((phase and pll and chip and spice and jitter)<in>metadata)) <and> (pyr >= 1990 <ar New Search Check to search only within this results set » Key **Display Format:** Citation Citation & Abstract IEEE JNL IEEE Journal or Magazine IEE JNL IEE Journal or Magazine IEEE CNF IEEE Conference Proceeding 1. A simple precharged CMOS phase frequency detector Johansson, H.O.: **IEE CNF** IEE Conference Proceeding Solid-State Circuits, IEEE Journal of IEEE STD IEEE Standard Volume 33, Issue 2, Feb. 1998 Page(s):295 - 299 Digital Object Identifier 10.1109/4.658634 AbstractPlus | References | Full Text: PDF(124 KB) | IEEE JNL

indexed by # Inspec Contact Us Privac

© Copyright 2005 IE



Welcome United States Patent and Trademark Office

	RELEASE CO.									
Search Resul			BROWSE	SEARCH	IEEE	E XPLORE GUIDE	Ē			
Your search r	((phase and pll and jitter and tes matched 34 of 1203811 documents of 100 results are displayed, 25 to a	S .						⊠ e-mai		
» Search Opti	ions	Modif	y Sea	arch						
View Session	History	(((pha	se an	d pll and jitter and test) <in>metadata</in>)) <and> (pyr >= 1990 ·</and>	and> pyr <=	>>			
New Search			Chec	k to search only within this results	set		-			
» Key		Displa		_	Citation & Abstra	ıct				
IEEE JNL	IEEE Journal or Magazine	Calast								
IEE JNL	IEE Journal or Magazine	Select	А	rticle Information						
IEEE CNF	IEEE Conference Proceeding	П	1.	Low-cost jitter measurement to	echnique for phase-	locked loor	ps			
IEE CNF	IEE Conference Proceeding	Ií	Voorakaranam, R.; Chatterjee, A.;							
IEEE STD	IEEE Standard		Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Sympo Volume 2, 8-11 Aug. 2000 Page(s):956 - 959 vol.2 Digital Object Identifier 10.1109/MWSCAS.2000.952912			st Symposium on				
			AbstractPlus Full Text: PDF(296 KB) IEEE CNF							
			2.	BIST for phase-locked loops in Sunter, S.; Roy, A.; Test Conference, 1999. Proceed 28-30 Sept. 1999 Page(s):532 - 5 Digital Object Identifier 10.1109/1	ings. International 540	;				
				AbstractPlus Full Text: PDF(716	6 KB) IEEE CNF					
			3.	Stimulus generation for built-ir Veillette, B.R.; Roberts, G.W.; Test Conference, 1998. Proceed 18-23 Oct. 1998 Page(s):698 - 70 Digital Object Identifier 10.1109/7 AbstractPlus Full Text: PDF(732	ings. International 07 TEST.1998.743214	-pump phas	se-locked loops			
			4.	On-chip measurement of the jit Veillette, B.R.; Roberts, G.W.; Test Conference, 1997. Proceedi 1-6 Nov. 1997 Page(s):776 - 785 Digital Object Identifier 10.1109/1 AbstractPlus Full Text: PDF(788	ings., International	1 of charge	-pump phase-loc	ked loops		
			5.	Full CMOS video line-locked pl Rodda, W.E.; Campbell, E.R.; Sa Consumer Electronics, IEEE Tran Volume 39, Issue 3, Aug. 1993 Upigital Object Identifier 10.1109/3 AbstractPlus Full Text: PDF(548)	nuer, D.J.; Mayweath nsactions on Page(s):496 - 503 30.234626		·lľova, F.;			
			6.	On-chip measurement of the jit Veillette, B.R.; Roberts, G.W.;	iter transfer function	of charge	-pump phase-loc	ked loops		

Solid-State Circuits, IEEE Journal of Volume 33, Issue 3, March 1998 Page(s):483 - 491 Digital Object Identifier 10.1109/4.661214 AbstractPlus | References | Full Text: PDF(192 KB) | IEEE JNL 7. Measuring jitter and phase error in microprocessor phase-locked loops Jenkins, K.A.; Eckhardt, J.P.; Design & Test of Computers, IEEE Volume 17, Issue 2, April-June 2000 Page(s):86 - 93 Digital Object Identifier 10.1109/54.844337 AbstractPlus | References | Full Text: PDF(116 KB) | IEEE JNL 8. Jitter in ring oscillators McNeill, J.A.: Solid-State Circuits, IEEE Journal of Volume 32, Issue 6, June 1997 Page(s):870 - 879 Digital Object Identifier 10.1109/4.585289 AbstractPlus | References | Full Text: PDF(276 KB) | IEEE JNL 9. A simple precharged CMOS phase frequency detector Johansson, H.O.; Solid-State Circuits, IEEE Journal of Volume 33, Issue 2, Feb. 1998 Page(s):295 - 299 Digital Object Identifier 10.1109/4.658634 AbstractPlus | References | Full Text: PDF(124 KB) | IEEE JNL 10. Verification of embedded phase-locked loops П Egan, T.; Mourad, S.; Quality Electronic Design, 2001 International Symposium on 26-28 March 2001 Page(s):290 - 295 Digital Object Identifier 10.1109/ISQED.2001.915245 AbstractPlus | Full Text: PDF(685 KB) | IEEE CNF 11. Jitter minimization technique for mixed signal testing Furukawa, Y.; Kimura, M.; Sugai, M.; Kimura, S.; Purtell, M.; Test Conference, 1990. Proceedings., International 10-14 Sept. 1990 Page(s):613 - 619 Digital Object Identifier 10.1109/TEST.1990.114075 AbstractPlus | Full Text: PDF(300 KB) IEEE CNF 12. Sub-picosecond jitter SiGe BiCMOS transmit and receive PLLs for 12.5 Gbaud serial data co Friedman, D.; Meghelli, M.; Parker, B.; Ainspan, H.; Soyuer, M.; VLSI Circuits, 2000. Digest of Technical Papers. 2000 Symposium on 15-17 June 2000 Page(s):132 - 135 Digital Object Identifier 10.1109/VLSIC.2000.852870 AbstractPlus | Full Text: PDF(448 KB) IEEE CNF 13. SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application П Greshishchev, Y.M.; Schvan, P.; Solid-State Circuits, IEEE Journal of Volume 35, Issue 9, Sept. 2000 Page(s):1353 - 1359 Digital Object Identifier 10.1109/4.868047 AbstractPlus | References | Full Text: PDF(512 KB) | IEEE JNL 14. A method for measuring the cycle-to-cycle period jitter of high-frequency clock signals Yamaguchi, T.J.; Soma, M.; Halter, D.; Raina, R.; Nissen, J.; Ishida, M.; VLSI Test Symposium, 19th IEEE Proceedings on. VTS 2001 29 April-3 May 2001 Page(s):102 - 110

Digital Object Identifier 10.1109/VTS.2001.923425 AbstractPlus | Full Text: PDF(612 KB) IEEE CNF 15. A noise-immune GHz-clock distribution scheme using synchronous distributed oscillators П Mizuno, H.; Ishibashi, K.; Solid-State Circuits Conference, 1998. Digest of Technical Papers. 45th ISSCC 1998 IEEE International Papers. 5-7 Feb. 1998 Page(s):404 - 405, 474 Digital Object Identifier 10.1109/ISSCC.1998.672558 AbstractPlus | Full Text: PDF(892 KB) IEEE CNF 16. General SSCR vs. cycle-to-cycle jitter relationship with application to the phase noise in PLI П Zanchi, A.; Bonfanti, A.; Levantino, S.; Samori, C.; Mixed-Signal Design, 2001. SSMSD. 2001 Southwest Symposium on 25-27 Feb. 2001 Page(s):32 - 37 Digital Object Identifier 10.1109/SSMSD.2001.914933 AbstractPlus | Full Text: PDF(448 KB) IEEE CNF 17. A new approach for computation of timing jitter in phase locked loops Gourary, M.M.; Rusakov, S.G.; Ulyanov, S.L.; Zharov, M.M.; Gullapalli, K.K.; Mulvaney, B.J.; Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings 27-30 March 2000 Page(s):345 - 349 Digital Object Identifier 10.1109/DATE.2000.840294 AbstractPlus | Full Text: PDF(44 KB) | IEEE CNF 18. Extraction of peak-to-peak and RMS sinusoidal jitter using an analytic signal method П Yamaguchi, T.J.; Soma, M.; Ishida, M.; Watanabe, T.; Ohmi, T.; VLSI Test Symposium, 2000. Proceedings. 18th IEEE 30 April-4 May 2000 Page(s):395 - 402 Digital Object Identifier 10.1109/VTEST.2000.843870 AbstractPlus | Full Text: PDF(316 KB) IEEE CNF 19. Characterization and verification of phase-locked loops Egan, T.: Mourad, S.: Instrumentation and Measurement Technology Conference, 2001. IMTC 2001. Proceedings of the Volume 3, 21-23 May 2001 Page(s):1697 - 1702 vol.3 Digital Object Identifier 10.1109/IMTC.2001.929491 AbstractPlus | Full Text: PDF(588 KB) IEEE CNF 20. The effect of period generation techniques on period resolution and waveform jitter in VLSI Davis, M.G.; Test Conference, 1996. Proceedings., International 20-25 Oct. 1996 Page(s):685 - 690 Digital Object Identifier 10.1109/TEST.1996.557126 AbstractPlus | Full Text: PDF(456 KB) IEEE CNF 21. Jitter measurements of a PowerPCTM microprocessor using an analytic signal method Yamaguchi, T.J.; Soma, M.; Halter, D.; Nissen, J.; Raina, R.; Ishida, M.; Watanabe, T.; Test Conference, 2000. Proceedings. International 3-5 Oct. 2000 Page(s):955 - 964 Digital Object Identifier 10.1109/TEST.2000.894307 AbstractPlus | Full Text: PDF(704 KB) | IEEE CNF 22. Achieving ±30 ps accuracy in the ATE environment Petrich, D.: Test Conference, 1994. Proceedings., International 2-6 Oct. 1994 Page(s):691 - 700 Digital Object Identifier 10.1109/TEST.1994.528015

AbstractPlus | Full Text: PDF(580 KB) | IEEE CNF

23. A monolithic 156 Mb/s clock and data recovery PLL circuit using the sample-and-hold technolishihara, N.; Akazawa, Y.; Solid-State Circuits, IEEE Journal of Volume 29, Issue 12, Dec. 1994 Page(s):1566 - 1571 Digital Object Identifier 10.1109/4.340432 AbstractPlus Full Text: PDE(512 KB) IEEE JNL
24. Differential CMOS circuits for 622-MHz/933-MHz clock and data recovery applications Djahanshahi, H.; Salama, C.A.T.; Solid-State Circuits, IEEE Journal of Volume 35, Issue 6, June 2000 Page(s):847 - 855 Digital Object Identifier 10.1109/4.845188
AbstractPlus References Full Text: PDF(592 KB) IEEE JNL
25. A monolithic 2.3-Gb/s 100-mW clock and data recovery circuit in silicon bipolar technology. Soyuer, M.; Solid-State Circuits, IEEE Journal of Volume 28, Issue 12, Dec. 1993 Page(s):1310 - 1313 Digital Object Identifier 10.1109/4.262004
AbstractPlus Full Text: PDF(400 KB) IEEE JNL

Indexed by Inspec*

Help Contact Us Privac

© Copyright 2005 IE



	APIOTE®	Welcome United States Patent and Trademark Office							
Search Resul	ts		BROWSE SEARCH IEEE XPLORE GUIDE						
Your search n	natched 44 of 1203811 documents	>metadata)) <and> (pyr >= 1990 <and> pyr <=" i. a page, sorted by Relevance in Descending order.</and></and>							
» Search Opti-	ons		y Search						
View Session	History	(((pha	se and pll and simulate) <in>metadata)) <and> (pyr >= 1990 <and> pyr <= 2001</and></and></in>						
New Search	·		Check to search only within this results set						
» Key		Displa	y Format: © Citation C Citation & Abstract						
	IFFE toward or Managine								
IEEE JNL	IEEE Journal or Magazine IEE Journal or Magazine	Select	Article Information						
IEEE CNF	IEEE Conference Proceeding	П	NDA PLL design for carrier phase recovery of QPSK/TDMA bursts without preamble						
IEE CNF	IEE Conference Proceeding	1	Junghoon Lee;						
IEEE STD	IEEE Standard		Statistical Signal and Array Processing, 2000. Proceedings of the Tenth IEEE Workshop or 14-16 Aug. 2000 Page(s):660 - 663	n					
ILLE OID	ince dendard		Digital Object Identifier 10.1109/SSAP.2000.870208						
			AbstractPlus Full Text: PDF(252 KB) IEEE CNF	• .					
			2. Designing on-chip clock generators Chen, DL.; Circuits and Devices Magazine, IEEE Volume 8, Issue 4, July 1992 Page(s):32 - 36 Digital Object Identifier 10.1109/101.146301 AbstractPlus Full Text: PDF(448 KB) IEEE JNL						
			 Cycle-domain simulator for phase-locked loops James, N.K.; Mixed-Signal Design, 2000. SSMSD. 2000 Southwest Symposium on 27-29 Feb. 2000 Page(s):77 - 82 Digital Object Identifier 10.1109/SSMSD.2000.836450 AbstractPlus Full Text: PDF(196 KB) IEEE CNF 						
		<u>.</u>	4. CMOS wide-swing differential VCO for fully integrated fast PLL Fouzar, Y.; Sawan, M.; Savaria, Y.; Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on Volume 2, 8-11 Aug. 2000 Page(s):948 - 950 vol.2 Digital Object Identifier 10.1109/MWSCAS.2000.952910 AbstractPlus Full Text: PDF(192 KB) IEEE CNF						
			 Optical homodyne receiver based on an improved balance phase-locked loop with the crosstalk suppression Sun, L.; Ye, P.; Photonics Technology Letters, IEEE Volume 2, Issue 9, Sept. 1990 Page(s):678 - 679 Digital Object Identifier 10.1109/68.59348 AbstractPlus Full Text: PDF(144 KB) IEEE JNL 	ie date-					
			6. Very short locking time PLL based on controlled gain technique						

Fouzar, Y.; Sawan, M.; Savaria, Y.; Electronics, Circuits and Systems, 2000. ICECS 2000. The 7th IEEE International Conference on Volume 1, 17-20 Dec. 2000 Page(s):252 - 255 vol.1 Digital Object Identifier 10.1109/ICECS.2000.911531 AbstractPlus | Full Text: PDF(256 KB) IEEE CNF 7. A differential type CMOS phase frequency detector П Chang, R.C.; Lung-Chih Kuo; ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on 28-30 Aug. 2000 Page(s):61 - 64 Digital Object Identifier 10.1109/APASIC.2000.896908 AbstractPlus | Full Text: PDF(264 KB) IEEE CNF 8. Characterization, simulation and modeling of PLL under irradiation using HDL-A Martinez, I.; Delatte, P.; Flandre, D.; Behavioral Modeling and Simulation, 2000. Proceedings. 2000 IEEE/ACM International Workshop 19-20 Oct. 2000 Page(s):57 - 61 Digital Object Identifier 10.1109/BMAS.2000.888365 AbstractPlus | Full Text: PDF(272 KB) IEEE CNF 9. Digital frequency synthesizer/modulator for continuous-phase modulations with slow freque Vehicular Technology, IEEE Transactions on Volume 46, Issue 4, Nov. 1997 Page(s):933 - 940 Digital Object Identifier 10.1109/25.653067 AbstractPlus | References | Full Text: PDF(184 KB) | IEEE JNL 10. Applications of an envelope simulator П Howard, A.: ARFTG Conference Digest, 1998. Computer-Aided Design and Test for High-Speed Electronics. 5. 3-4 Dec. 1998 Page(s):39 - 54 Digital Object Identifier 10.1109/ARFTG.1998.768623 AbstractPlus | Full Text: PDF(956 KB) IEEE CNF 11. Performance of phase-locked loop receiver in digital FM systems Ekvetchavit, T.; Zvonar, Z.; Personal, Indoor and Mobile Radio Communications, 1998. The Ninth IEEE International Symposium Volume 1, 8-11 Sept. 1998 Page(s):381 - 385 vol.1 Digital Object Identifier 10.1109/PIMRC.1998.733583 AbstractPlus | Full Text: PDF(432 KB) | IEEE CNF 12. A simple method for relating time- and frequency-domain measures of oscillator performance McNeill, J.A.; Mixed-Signal Design, 2001. SSMSD. 2001 Southwest Symposium on 25-27 Feb. 2001 Page(s):7 - 12 Digital Object Identifier 10.1109/SSMSD.2001.914928 AbstractPlus | Full Text: PDF(360 KB) IEEE CNF 13. Mixed-mode simulation of phase-locked loops П Antao, B.A.A.; El-Turky, F.M.; Leonowich, R.H.; Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993 9-12 May 1993 Page(s):8.4.1 - 8.4.4 Digital Object Identifier 10.1109/CICC.1993.590585 AbstractPlus | Full Text: PDF(328 KB) | IEEE CNF 14. A 3 V 200 MHz PLL with a low-noise VCO based on a power-efficient low-ripple DC-DC convi Seung-Chul Lee; Joon-Seok Lee; Sung-Ho Lee; Seung-Hoon Lee; VLSI and CAD, 1999. ICVC '99. 6th International Conference on

26-27 Oct. 1999 Page(s):346 - 348 Digital Object Identifier 10.1109/ICVC.1999.820928 AbstractPlus | Full Text: PDF(180 KB) | IEEE CNF 15. A VCO jitter performance comparison of frequency synthesizer with analog-HDL and SPICE П Min-Ho Kim; Jong-Wha Chong; TENCON 99. Proceedings of the IEEE Region 10 Conference Volume 2, 15-17 Sept. 1999 Page(s):1034 - 1037 vol.2 Digital Object Identifier 10.1109/TENCON.1999.818598 AbstractPlus | Full Text: PDF(184 KB) | IEEE CNF 16. Digital frequency synthesizer/modulator for continuous phase modulations with slow freque Personal, Indoor and Mobile Radio Communications, 1996. PIMRC'96., Seventh IEEE Internationa Volume 3, 15-18 Oct. 1996 Page(s):1039 - 1043 vol.3 Digital Object Identifier 10.1109/PIMRC.1996.568440 AbstractPlus | Full Text: PDF(548 KB) IEEE CNF 17. An integrated PLL clock generator for 275 MHz graphic displays Gutierrez, G.; DeSimone, D.; Custom Integrated Circuits Conference, 1990., Proceedings of the IEEE 1990 13-16 May 1990 Page(s):15.1/1 - 15.1/4 Digital Object Identifier 10.1109/CICC.1990.124742 AbstractPlus | Full Text: PDF(344 KB) | IEEE CNF 18. PLL FM demodulator performance under Gaussian modulation П Hasan, P.: Communications, IEEE Transactions on Volume 46, Issue 4, April 1998 Page(s):437 - 440 Digital Object Identifier 10.1109/26.664295 AbstractPlus | References | Full Text: PDF(128 KB) | IEEE JNL 19. VCO jitter simulation and its comparison with measurement Takahashi, M.; Ogawa, K.; Kundert, K.S.; Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific 18-21 Jan. 1999 Page(s):85 - 88 vol.1 Digital Object Identifier 10.1109/ASPDAC.1999.759717 AbstractPlus | Full Text: PDF(324 KB) IEEE CNF 20. Behavioral modeling of a phase locked look Phanse, A.; Shirani, R.; Rasmussen, R.; Mendel, R.; Yuan, J.S.; Southcon/96. Conference Record 25-27 June 1996 Page(s):400 - 404 Digital Object Identifier 10.1109/SOUTHC.1996.535101 AbstractPlus | Full Text: PDF(340 KB) IEEE CNF 21. Estimating and interpreting the instantaneous frequency of a signal. II. Algorithms and appli Boashash, B.: Proceedings of the IEEE Volume 80, Issue 4, April 1992 Page(s):540 - 568 Digital Object Identifier 10.1109/5.135378 AbstractPlus | Full Text: PDF(1956 KB) | IEEE JNL 22. All-digital reverse modulation architecture based carrier recovery implementation for GMSK П **FQPSK** Wei Gao; Feher, K.; Broadcasting, IEEE Transactions on Volume 42, Issue 1, March 1996 Page(s):55 - 62

Digital Object Identifier 10.1109/11.486076
AbstractPlus Full Text: PDF(912 KB) IEEE JNL
23. A current-controlled oscillator coarse-steering acquisition-aid for high frequency SOI CMOS Yi-Chang; Greeneich, E.W.; Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium of Volume 2, 30 May-2 June 1999 Page(s):561 - 564 vol.2 Digital Object Identifier 10.1109/ISCAS.1999.780814
AbstractPlus Full Text: PDF(280 KB) IEEE CNF
24. Design of low jitter PLL for clock generator with supply noise insensitive VCO Chang-Hyeon Lee; Comish, J.; McClellan, K.; Choma, J., Jr.; Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium or Volume 1, 31 May-3 June 1998 Page(s):233 - 236 vol.1 Digital Object Identifier 10.1109/ISCAS.1998.704272
AbstractPlus Full Text: PDF(400 KB) IEEE CNF
25. Reducing the PLL noise bandwidth by a digital split-loop Gustrau, J.; Hoffmann, M.H.; Communications Letters, IEEE Volume 3, Issue 4, April 1999 Page(s):111 - 112 Digital Object Identifier 10.1109/4234.757205
AbstractPlus References Full Text: PDF(44 KB) IEEE JNL

Indexed by Inspec



Welcome United States Patent and Trademark Office

RELEASE Z.I		
⊒⊗Search Results		BROWSE SEARCH IEEE XPLORE GUIDE
Results for "(((phase and pil and simulate and Your search matched 13 of 1203811 documents A maximum of 100 results are displayed, 25 to a	S .	
» Search Options		
View Session History	Modif	dify Search
New Search	(((pha	shase and pll and simulate and jitter) <in>metadata)) <and> (pyr >= 1990 <and> py</and></and></in>
IZEM GEGIATI		Check to search only within this results set
» Key	Displa	play Format:
IEEE JNL IEEE Journal or Magazine		
IEE JNL IEE Journal or Magazine	Select	t Article Information
IEEE CNF IEEE Conference Proceeding		A VCO jitter performance comparison of frequency synthesizer with analog-HDL and SPIC
IEE CNF IEE Conference Proceeding	11	Min-Ho Kim; Jong-Wha Chong;
IEEE STD IEEE Standard		TENCON 99. Proceedings of the IEEE Region 10 Conference Volume 2, 15-17 Sept. 1999 Page(s):1034 - 1037 vol.2
		Digital Object Identifier 10.1109/TENCON.1999.818598
		AbstractPlus Full Text: PDF(184 KB) IEEE CNF
		2. A simple method for relating time- and frequency-domain measures of oscillator performs McNeill, J.A.; Mixed-Signal Design, 2001. SSMSD. 2001 Southwest Symposium on 25-27 Feb. 2001 Page(s):7 - 12 Digital Object Identifier 10.1109/SSMSD.2001.914928
		AbstractPlus Full Text: PDF(360 KB) IEEE CNF
		 Design of low jitter PLL for clock generator with supply noise insensitive VCO Chang-Hyeon Lee; Cornish, J.; McClellan, K.; Choma, J., Jr.; Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium Volume 1, 31 May-3 June 1998 Page(s):233 - 236 vol.1 Digital Object Identifier 10.1109/ISCAS.1998.704272
		AbstractPlus Full Text: PDF(400 KB) IEEE CNF
		4. Very short locking time PLL based on controlled gain technique Fouzar, Y.; Sawan, M.; Savaria, Y.; Electronics, Circuits and Systems, 2000. ICECS 2000. The 7th IEEE International Conference or Volume 1, 17-20 Dec. 2000 Page(s):252 - 255 vol.1 Digital Object Identifier 10.1109/ICECS.2000.911531
		AbstractPlus Full Text: PDF(256 KB) IEEE CNF
	-	5. VCO jitter simulation and its comparison with measurement Takahashi, M.; Ogawa, K.; Kundert, K.S.; Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific 18-21 Jan. 1999 Page(s):85 - 88 vol.1 Digital Object Identifier 10.1109/ASPDAC.1999.759717
		AbstractPlus Full Text: PDF(324 KB) IEEE CNF
		6. A differential type CMOS phase frequency detector Chang, R.C.; Lung-Chih Kuo;

ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on 28-30 Aug. 2000 Page(s):61 - 64 Digital Object Identifier 10.1109/APASIC.2000.896908 AbstractPlus | Full Text: PDF(264 KB) IEEE CNF 7. Cycle-domain simulator for phase-locked loops James, N.K.: Mixed-Signal Design, 2000. SSMSD. 2000 Southwest Symposium on 27-29 Feb. 2000 Page(s):77 - 82 Digital Object Identifier 10.1109/SSMSD.2000.836450 AbstractPlus | Full Text: PDF(196 KB) IEEE CNF 8. Analysis of timing jitter in CMOS ring oscillators Weigandt, T.C.; Beomsup Kim; Gray, P.R.; Circuits and Systems, 1994. ISCAS '94., 1994 IEEE International Symposium on Volume 4, 30 May-2 June 1994 Page(s):27 - 30 vol.4 Digital Object Identifier 10.1109/ISCAS.1994.409188 AbstractPlus | Full Text: PDF(324 KB) | IEEE CNF 9. Numerical modeling of PLL jitter and the impact of its non-white spectrum on the SNR of sai П Da Dait, N.; Harteneck, M.; Sandner, C.; Wiesbauer, A.; Mixed-Signal Design, 2001. SSMSD. 2001 Southwest Symposium on 25-27 Feb. 2001 Page(s):38 - 44 Digital Object Identifier 10.1109/SSMSD.2001.914934 AbstractPlus | Full Text: PDF(496 KB) IEEE CNF 10. A 3 V 200 MHz PLL with a low-noise VCO based on a power-efficient low-ripple DC-DC convi Seung-Chul Lee; Joon-Seok Lee; Sung-Ho Lee; Seung-Hoon Lee; VLSI and CAD, 1999. ICVC '99. 6th International Conference on 26-27 Oct. 1999 Page(s):346 - 348 Digital Object Identifier 10.1109/ICVC.1999.820928 AbstractPlus | Full Text: PDF(180 KB) IEEE CNF 11. Behavioral modeling of a phase locked look Phanse, A.; Shirani, R.; Rasmussen, R.; Mendel, R.; Yuan, J.S.; Southcon/96. Conference Record 25-27 June 1996 Page(s):400 - 404 Digital Object Identifier 10.1109/SOUTHC.1996.535101 AbstractPlus | Full Text: PDF(340 KB) IEEE CNF 12. Noise response of tri-state phase frequency detector Sarkar, B.C.; Nandi, M.; Hati, A.; Sarkar, S.; **Electronics Letters** Volume 33, Issue 9, 24 April 1997 Page(s):744 - 745 AbstractPlus | Full Text: PDF(220 KB) | IEE JNL 13. A novel low jitter PLL clock generator with supply noise insensitive design Lin Yijing; Sheng Shimin; ASIC, 2001. Proceedings. 4th International Conference on 23-25 Oct. 2001 Page(s):259 - 261 Digital Object Identifier 10.1109/ICASIC.2001.982547 AbstractPlus | Full Text: PDF(199 KB) IEEE CNF

Help Contact Us Privac



	Welcome United States Patent and Trademark Office								
Search Resu	lts		IEEE XPLORE GUID	JIDE					
Your search r	((phase and pll and simulate an natched 13 of 1203811 document of 100 results are displayed, 25 to	ts.					⊠ e-mail		
» Search Opti	ons								
View Session	.History	Modif	y Se	arch					
New Search		(((pha	se àr	d pll and simulate and jitter) <in>m</in>	ietadata)) <and> (pyr >= 1</and>	990 <and> py</and>			
			Chec	k to search only within this resu	ults set				
» Key		Displ	ay Fo	rmat:	C Citation & Abstra	act			
IEEE JNL	IEEE Journal or Magazine								
IEE JNL	IEE Journal or Magazine	Select	A	rticle Information					
IEEE CNF	IEEE Conference Proceeding	,	4	A VCC !!#** ****					
IEE CNF	IEE Conference Proceeding	I _	١.	A VCO jitter performance co Min-Ho Kim; Jong-Wha Chon		y synthesizer with analog-	HDL and SPICE		
IEEE STD	IEEE Standard			TENCON 99. Proceedings of	•				
	•			Volume 2, 15-17 Sept. 1999 Digital Object Identifier 10.110	*				
				AbstractPlus Full Text: PDF	(184 KB) IEEE CNF				
			2.	A simple method for relating McNeill, J.A.; Mixed-Signal Design, 2001. S 25-27 Feb. 2001 Page(s):7 - 1 Digital Object Identifier 10.110	SSMSD. 2001 Southwest	Symposium on	ator performand		
				AbstractPlus Full Text: PDF(360 KB) IEEE CNF				
			3.	Design of low jitter PLL for a Chang-Hyeon Lee; Comish, J Circuits and Systems, 1998. It Volume 1, 31 May-3 June 199 Digital Object Identifier 10.110	l.; McClellan, K.; Choma SCAS '98. Proceedings 98 Page(s):233 - 236 vo	, J., Jr.; of the 1998 IEEE Internation			
				AbstractPlus Full Text: PDF(400 KB) IEEE CNF				
			4.	Very short locking time PLL Fouzar, Y.; Sawan, M.; Savari Electronics, Circuits and Syste Volume 1, 17-20 Dec. 2000 F Digital Object Identifier 10.110	ia, Y.; ems, 2000. ICECS 2000. Page(s):252 - 255 vol.1 09/ICECS.2000.911531	•	Conference on		
				AbstractPlus Full Text: PDF(256 KB) IEEE CNF				
			5.	VCO jitter simulation and its Takahashi, M.; Ogawa, K.; Ku Design Automation Conference 18-21 Jan. 1999 Page(s):85 - Digital Object Identifier 10.110	indert, K.S.; ce, 1999. Proceedings of 88 vol.1	the ASP-DAC '99. Asia and	South Pacific		
				AbstractPlus Full Text: PDF(324 KB) IEEE CNF				
	•	<u> </u>	6.	A differential type CMOS phang, R.C.; Lung-Chih Kuo;	ase frequency detector				

ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on 28-30 Aug. 2000 Page(s):61 - 64 Digital Object Identifier 10.1109/APASIC.2000.896908 AbstractPlus | Full Text: PDF(264 KB) | IEEE CNF 7. Cycle-domain simulator for phase-locked loops James, N.K.; Mixed-Signal Design, 2000. SSMSD. 2000 Southwest Symposium on 27-29 Feb. 2000 Page(s):77 - 82 Digital Object Identifier 10.1109/SSMSD.2000.836450 AbstractPlus | Full Text: PDF(196 KB) IEEE CNF 8. Analysis of timing jitter in CMOS ring oscillators Weigandt, T.C.; Beomsup Kim; Gray, P.R.; Circuits and Systems, 1994. ISCAS '94., 1994 IEEE International Symposium on Volume 4, 30 May-2 June 1994 Page(s):27 - 30 vol.4 Digital Object Identifier 10.1109/ISCAS.1994.409188 AbstractPlus | Full Text: PDF(324 KB) | IEEE CNF 9. Numerical modeling of PLL jitter and the impact of its non-white spectrum on the SNR of sai Da Dait, N.; Harteneck, M.; Sandner, C.; Wiesbauer, A.; Mixed-Signal Design, 2001. SSMSD. 2001 Southwest Symposium on 25-27 Feb. 2001 Page(s):38 - 44 Digital Object Identifier 10.1109/SSMSD.2001.914934 AbstractPlus | Full Text: PDF(496 KB) | IEEE CNF 10. A 3 V 200 MHz PLL with a low-noise VCO based on a power-efficient low-ripple DC-DC conve Seung-Chul Lee; Joon-Seok Lee; Sung-Ho Lee; Seung-Hoon Lee; VLSI and CAD, 1999. ICVC '99. 6th International Conference on 26-27 Oct. 1999 Page(s):346 - 348 Digital Object Identifier 10.1109/ICVC.1999.820928 AbstractPlus | Full Text: PDF(180 KB) IEEE CNF 11. Behavioral modeling of a phase locked look П Phanse, A.; Shirani, R.; Rasmussen, R.; Mendel, R.; Yuan, J.S.; Southcon/96. Conference Record 25-27 June 1996 Page(s):400 - 404 Digital Object Identifier 10.1109/SOUTHC.1996.535101 AbstractPlus | Full Text: PDF(340 KB) | IEEE CNF 12. Noise response of tri-state phase frequency detector Sarkar, B.C.; Nandi, M.; Hati, A.; Sarkar, S.; **Electronics Letters** Volume 33, Issue 9, 24 April 1997 Page(s):744 - 745 AbstractPlus | Full Text: PDF(220 KB) IEE JNL 13. A novel low jitter PLL clock generator with supply noise insensitive design Lin Yijing; Sheng Shimin; ASIC, 2001. Proceedings. 4th International Conference on 23-25 Oct. 2001 Page(s):259 - 261 Digital Object Identifier 10.1109/ICASIC.2001.982547 AbstractPlus | Full Text: PDF(199 KB) IEEE CNF

Help Contact Us Privac



		Tradeline divide diales i aleit and fracellark divide								
Search Resu	ılts			ı	BROWSE		SEARCH	IEEE XPLORE GUIDE		
Your search	(((phase and pll and jenkins) <in matched 4 of 1203811 documents of 100 results are displayed, 25 to</in 								e-mail	
» Search Op	tions									
View Session	n History	Modif	y Sea	arch						
New Search		(((pha	se an	nd pll and jenk	ins) <in>metadata</in>)) <and></and>	(pyr >= 1990 <and></and>	pyr <= 2001) >>		
			Chec	k to search o	only within this re	esults se	et			
» Key		Displa	ıy Fo	ormat:	Citation	O	Citation & Abstra	act		
IEEE JNL	IEEE Journal or Magazine									
IEE JNL	IEE Journal or Magazine	Select	A	Article Inform	mation					
IEEE CNF	IEEE Conference Proceeding	_				•		_		
IEE CNF	IEE Conference Proceeding		1.	-	error and pow J.P.; Jenkins, K.A		ly noise [micropro	ocessors)		
IEEE STD	IEEE Standard			Electrical P		lectronic	c Packaging, 1998.	. IEEE 7th topical Meeting on		
	,						EP.1998.733753			
				AbstractPlu	us Full Text: PC	<u>)F</u> (312 k	(B) IEEE CNF			
			2.	Jenkins, K.	jitter and phas A.; Eckhardt, J.F est of Computer	P.;	•	or phase-locked loops		
					-		00 Page(s):86 - 93	}		
				Digital Obje	ect Identifier 10.1	1109/54.	844337			
				AbstractPlu	us References	Full Te	xt: <u>PDF</u> (116 KB)	IEEE JNL		
			3.	Jenkins, K. Electronics	A.; Eckhardt, J.F Letters	P.;	caused by power			
				AbstractPlu	ıs Full Text: PD	<u>)F(</u> 244 K	(B) IEE JNL			
			4.	Boerstler, E VLSI Circui 11-13 June	D.W.; Jenkins, K. its, 1998. Digest : 1998 Page(s):2	.A.; of Tech 12 - 213	ator for a 1 GHz m nical Papers. 1998 3 SIC.1998.688088			
				AbstractPlu	ıs Full Text: PD	<u>)F(</u> 244 K	(B) IEEE CNF			

indexed by #Inspec



EEE XPIORE PRELEASE 2.1	Welcome United States Patent and Trademark Office								
Search Results	-a'	8	IEEE XPLORE GUIDE						
Results for "(((decoupling and pll) <in>metadat Your search matched 10 of 1203811 documents. A maximum of 100 results are displayed, 25 to a</in>		•			• .	⊠ e-mail			
» Search Options									
View Session History .	Modify	Search	•						
New Search .	(((decou	pling and pll) <in< td=""><td>·metadata)) <and></and></td><td>(pyr >= 1990 <and> pyr <=</and></td><td>2001)</td><td></td></in<>	·metadata)) <and></and>	(pyr >= 1990 <and> pyr <=</and>	2001)				
	☐ cr	eck to search o	nly within this resu	ults set					
» Key	Display	Format:	Citation	C Citation & Abstrac	ct				
IEEE JNL IEEE Journal or Magazine									
IEE JNL IEE Journal or Magazine	Select	Article Inform	ation						
IEEE CNF IEEE Conference Proceeding		1. Analysis of	iitter due to pow	ver-supply noise in pha	se-locked loons				
IEE CNF IEE Conference Proceeding	! !	Heydari, P.;	Pedram, M.;						
IEEE STD IEEE Standard		21-24 May 2	2000 Page(s):443		Proceedings of the IEEE 2000				
				(376 KB) IEEE CNF					
		von Kaenel, Solid-State 5-7 Feb. 199 Digital Obje	V.; Aebischer, D. Circuits Conference 98 Page(s):396 - 3 ct Identifier 10.110	; van Dongen, R.; Piguet, ce, 1998. Digest of Techn	rator with a 1.2 GHz VCO , C.; nical Papers. 45th ISSCC 1998	IEEE Interna			
		Cho, J.B.; Solid-State (6-8 Feb. 199 Digital Object	Circuits Conference 97 Page(s):334 - 3 ot Identifier 10.110	ce, 1997. Digest of Techn	mechanism for error correct				
		transformer Matakas, L., Industry App IEEE Volume 2, 5 Digital Object	rless connection Jr.; Kaiser, W.; blications Confere 6-9 Oct. 1997 Pag ct Identifier 10.110	of VSC converters	control of a multiconverter c				
		Doval-Gande Industrial Ele Volume 1, 2 Digital Object	oy, J.; Castro, C.; ectronics Society, 9 Nov3 Dec. 199 et Identifier 10.110	Eguizabal, L.; Penalver, (dings. The 25th Annual Confer				

ا_ن	Seog-Ju VLSI Cir 13-15 Ju Digital C	Lee; Beomsup Kim; Kwyro Lee; uits, 1996. Digest of Technical Papers., 1996 Symposium on 1996 Page(s):56 - 57 piect Identifier 10.1109/VLSIC.1996.507714
	Seog-Ju Solid-St Volume Digital C	tegrated low-noise 1-GHz frequency synthesizer design for mobile communication Lee; Beomsup Kim; Kwyro Lee; te Circuits, IEEE Journal of 2, Issue 5, May 1997 Page(s):760 - 765 bject Identifier 10.1109/4.568848 Plus References Full Text: PDF(148 KB) IEEE JNL
	Macdon Commun 23-26 Ju Digital C	chronization for coded modulation Id, A.J.; Anderson, J.B.; ications, 1991. ICC 91, Conference Record. IEEE International Conference on the 1991 Page(s): 1708 - 1712 vol.3 bject Identifier 10.1109/ICC.1991.162290 Plus Full Text: PDF(384 KB) IEEE CNF
	Jong-Mo VLSI and 26-27 O Digital C	nd implementation of L1-band C/A-code GPS RF front-end chip on Kim; Ho-Jun Song; Young-Back Kim; CAD, 1999. ICVC '99. 6th International Conference on t. 1999 Page(s):372 - 375 oject Identifier 10.1109/ICVC.1999.820934
	Larsson, Custom 16-19 M Digital C	upply noise in future IC's: a crystal ball reading P.; ntegrated Circuits, 1999. Proceedings of the IEEE 1999 y 1999 Page(s):467 - 474 pject Identifier 10.1109/CICC.1999.777324
	Addition to the second	

Indexed by #Inspec